Module RW

Source

Constantsยง

MEN_0
Master logic is disabled
MEN_1
Master logic is enabled