Module RW

Source

Constantsยง

RST_0
Master logic is not reset
RST_1
Master logic is reset