Module RW

Source

Constantsยง

TX_ALL_CLK_EN_0
disable transfer clock.
TX_ALL_CLK_EN_1
enable transfer clock.