Module RW

Module RW 

Source

Constantsยง

ADACKEN_0
Asynchronous clock output disabled; Asynchronous clock only enabled if selected by ADICLK and a conversion is active.
ADACKEN_1
Asynchronous clock and clock output enabled regardless of the state of the ADC