imxrt_ral::can3::ESR1::BIT1ERR

Module RW

source

Constantsยง

  • BIT1ERR_0
    No such occurrence.
  • BIT1ERR_1
    At least one bit sent as recessive is received as dominant.