Constant FPL_1

pub const FPL_1: u32 = 0x01;

Engage PLL enable 3 CKIL clocks earlier at exiting low power mode (STOP). Should be used only if 24MHz OSC was active in low power mode.