imxrt_ral::ccm::CSCMR2::CAN_CLK_SEL::RW

Constant CAN_CLK_SEL_0

source 
pub const CAN_CLK_SEL_0: u32 = 0;
Expand description

derive clock from pll3_sw_clk divided clock (60M)