imxrt_ral::ccm::CSCMR2::CAN_CLK_SEL::RW

Constant CAN_CLK_SEL_2

source 
pub const CAN_CLK_SEL_2: u32 = 0x02;
Expand description

derive clock from pll3_sw_clk divided clock (80M)