Module RW

Source

Constantsยง

VLD_0
No ERR bits are set.
VLD_1
At least one ERR bit is set indicating a valid error exists that has not been cleared.