imxrt_ral::enc

Module WTR

source
Expand description

Watchdog Timeout Register

Modulesยง

  • WDOG[15:0] is a binary representation of the number of clock cycles plus one that the watchdog timer counts before timing out and optionally generating an interrupt