imxrt_ral::flexspi::MCR0

Module SCKFREERUNEN

source
Expand description

This bit is used to force SCLK output free-running. For FPGA applications, external device may use SCLK as reference clock to its internal PLL. If SCLK free-running is enabled, data sampling with loopback clock from SCLK pad is not supported (MCR0[RXCLKSRC]=2).

Modules§

Constants§