Module imxrt_ral::lcdif::VDCTRL0_SET::HALF_LINE_MODE
source · Expand description
When this bit is 0, the first field (VSYNC period) will end in half a horizontal line and the second field will begin with half a horizontal line