Expand description
LCDIF VSYNC Mode and Dotclk Mode Control Register2
Modulesยง
- Total number of DISPLAY CLOCK (pix_clk) cycles between two positive or two negative edges of the HSYNC signal
- Number of DISPLAY CLOCK (pix_clk) cycles for which HSYNC signal is active.