This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block