Constant imxrt_ral::rtwdog::CS::INT::RW::INT_1

source ยท 
pub const INT_1: u32 = 0x01;
Expand description

Watchdog interrupts are enabled. Watchdog resets are delayed by 128 bus clocks from the interrupt vector fetch.