imxrt_ral::semc::MCR::DQSSEL::RW

Constant DQSSEL_0

source 
pub const DQSSEL_0: u32 = 0;
Expand description

SDRAM/NOR/SRAM read clock source is from DQS pad in synchronous mode.