pub const DQSSEL_1: u32 = 0x01;
SDRAM/NOR/SRAM read clock source is from DLL delay chain in synchronous mode.