Module imxrt_ral::semc::SRAMCR0

source ·
Expand description

SRAM control register 0

Modules§

  • ADV# level control during address hold state
  • ADV# polarity
  • Address Mode
  • Burst Length
  • Column Address bit width
  • Port Size
  • Select SRAM controller mode.