Module SRAMCR0

Source
Expand description

SRAM control register 0

Modulesยง

ADVH
ADV# level control during address hold state
ADVP
ADV# polarity
AM
Address Mode
BL
Burst Length
COL
Column Address bit width
PS
Port Size
SYNCEN
Select SRAM controller mode.