pub const RWCTL_1: u32 = 0x01;
Enable Read Wait Control, and assert Read Wait without stopping SD Clock at block gap when SABGREQ bit is set