This bit provides a mask for the Tx Warning Interrupt associated with the TWRN_INT flag in the Error and Status Register