Overide clock enable signal from FlexCAN3(CANFD) - clock will not be gated based on CAN’s signal ‘enable_clk_cpi’