imxrt_ral::ccm_analog::MISC2_CLR::PLL3_DISABLE::RW

Constant PLL3_DISABLE_1

source 
pub const PLL3_DISABLE_1: u32 = 0x01;
Expand description

PLL3 can be disabled when the SoC is not in any low power mode