Module EN_USB_CLKS

Source
Expand description

0: 8-phase PLL outputs for USBPHY1 are powered down

Modules§

R
RW
W

Constants§

mask
offset