Constant imxrt_ral::can::ESR1::BIT1ERR::RW::BIT1ERR_1

source ยท 
pub const BIT1ERR_1: u32 = 0x01;
Expand description

At least one bit sent as recessive is received as dominant