Module imxrt_ral::can::ESR1::BIT1ERR::RW

source ·

Constants§

  • BIT1ERR_0
    No such occurrence
  • BIT1ERR_1
    At least one bit sent as recessive is received as dominant