Module RW

Module RW 

Source

Constantsยง

BIT1ERR_0
No such occurrence
BIT1ERR_1
At least one bit sent as recessive is received as dominant