GCLK_MODE_1

imxrt_ral::csi::CSICR1::GCLK_MODE::RW

Constant GCLK_MODE_1 

Source 
pub const GCLK_MODE_1: u32 = 0x01;
Expand description

Gated clock mode. Pixel clock signal is valid only when HSYNC is active.