Module RW

Constants

• GCLK_MODE_0
  Non-gated clock mode. All incoming pixel clocks are valid. HSYNC is ignored.
• GCLK_MODE_1
  Gated clock mode. Pixel clock signal is valid only when HSYNC is active.